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Abstract 
A scalable resonant gate drive circuit is described, suitable for driving series-connected MOSFETs in 
high-voltage, high-speed inverter applications for resistive and capacitive loads. Galvanic isolation is 
provided by a loop of high voltage wire, which also serves as the resonant inductor in the circuit. Fast 
dynamic voltage sharing is achieved by delivering equal current to each gate. A prototype is built and 
tested, demonstrating a 75ns switching time at 5kV using 900V MOSFETs. 
Introduction 
The construction of a high voltage semiconductor switch is a frequent problem in power electronics. 
The use of a single insulated-gate device such as a MOSFET or IGBT to block a voltage in excess of 
5kV becomes uneconomical in many applications due to size and packaging constraints. As an 
alternative, several low-voltage devices may be connected in series. Each device supports a fraction of 
the overall rail voltage in the off-state. Advantageously this arrangement exhibits lower overall on-
state resistance for a given silicon area compared to a single MOSFET of the same overall blocking 
voltage capability [1]. However the construction of a suitably isolated and reliable gate driver circuit 
and the enforcement of dynamic voltage balance during transient conditions make the practical 
implementation of this arrangement non-trivial. 
 
Solutions for driving a series-connected MOSFET or IGBT stack as a single high-voltage switch may 
be split into two groups. In the first group the devices switch simultaneously, and the switching 
trajectory of each device is constrained within safe limits. This can be achieved using passive or active 
snubbers [2, 3], or by using local negative feedback and trajectory shaping to enforce dynamic balance 
by modification of the gate current of individual devices [4, 5, 6]. The latter technique has been 
reviewed extensively for IGBTs [7]. This arrangement allows the entire stack to switch as rapidly as 
the individual devices but requires carefully synchronized isolated gate driver circuits and floating 
power supplies, leading to a high component count and greater associated manufacturing costs. 
Snubber circuits draw a bias current from the high voltage channel, which incurs significant and 
unacceptable energy loss in low-power applications where fast switching is required. Isolation of the 
gate driver circuitry is non-trivial, and optical techniques are often used. 
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For circuits in the second group, the change in drain-source voltage of one device triggers the gate of 
the device above it, and thus the devices switch sequentially [1, 8, 9].  It is usually only necessary to 
drive the gate of the lowest device in the stack, greatly reducing gate driver complexity. For a low-side 
switch, the gate drive isolation may also be omitted in many applications. However the sequential 
operation leads to longer switching times, reducing the operating frequency attainable. Switching 
stresses in the MOSFETs are also unequal, which may result in premature failure. This is a particularly 
severe limitation for large chains. 
 
To address these issues, a simple and scalable isolated resonant gate driver suitable for driving a series 
chain of MOSFETs is proposed. A shared transformer is used to provide isolation and deliver an equal 
current to each gate, resulting in an overall switching speed comparable to that of a single device. 
Advantageously, dynamic voltage sharing is achieved without drawing current from the high voltage 
current path or requiring locally referenced supplies. This circuit overcomes the two significant 
practical challenges in series-connected MOSFET stacks, by providing a simple and reliable isolated 
gate driver circuit which inherently enforces a condition of dynamic voltage balance. 
Proposed Circuit 
The proposed gate driver circuit is shown in Fig. 1. Q1A and Q1B comprise a portion of the high 
voltage MOSFET chain. The high voltage (HV) wire loop links the magnetic paths of the 
transformers, and introduces a parasitic inductance Lloop. This type of double-galvanic insulation 
arrangement is known in gate driver applications [10]. 
 
Fig. 1: Circuit diagram of proposed technique; 2 of N stages shown 
 
The transformers T1 and T2 are wound on miniature toroidal ferrite cores, with an inner diameter 
sufficient to accept a single turn of suitably rated HV wire. MOSFETs Q2, Q3 and Q4 are of a low 
voltage and current rating, and therefore typically require less gate charge than Q1. 
Turn-on Transition 
At turn-on, C discharges through T1 and Q4. This induces current in the HV wire loop, causing 
current to be delivered to each power MOSFET gate through transformers T2 and diodes D1 (Fig. 2). 
An identical current is supplied to the gate of each power MOSFET. The resonant circuit reduces the 
energy required from the supply in comparison to a conventional voltage-source gate driver. 
 
Fig. 2: Current paths during turn-on interval 
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The analysis of the turn-on cycle may be split into two steps, during which energy is ultimately 
transferred from primary capacitor C to the gates of Q1.For this purpose, the gates of power 
MOSFETs Q1 are modelled as ideal capacitances, Cg, and magnetising inductance is neglected.  
Step 1: Discharge of primary capacitor C 
During step 1, energy is transferred from the primary capacitor C to the resonant circuit formed by the 
parasitic loop inductance and combined gate capacitance. Neglecting forward voltage drop in Schottky 
diodes D1, the total gate capacitance for N stages referred to the HV wire loop, Cloop, may be found by 
combining individual referred gate capacitances in series: 
 
ܥ௟௢௢௣ ൌ ௡మ
మ஼೒
ே           (1) 
 
The series combination of Cloop and Lloop may be referred to the primary winding of transformer T1. In 
combination with the primary capacitor C, this yields a series-resonant circuit through which energy is 
efficiently extracted from the primary capacitor C and delivered to the resonant circuit formed by Cloop 
and Lloop. An equivalent circuit for step 1 referred to the primary winding of transformer T1 is 
illustrated in Fig. 3. 
 
 
 
Fig. 3: Equivalent circuit for step 1 at turn-on, referred to primary side 
 
C′loop and L′loop may be found from the turns ratio of T1: 
 
ܥԢ௟௢௢௣ ൌ ௡మ
మ஼೒
௡భమே           (2) 
 
ܮԢ௟௢௢௣ ൌ ݊ଵଶܮ௟௢௢௣         (3) 
 
The primary current, i1(t), may be written: 
 
ܮԢ௟௢௢௣ ௗ
మ௜భሺ௧ሻ
ௗ௧మ ൅ ൬
ଵ
஼ᇱ೗೚೚೛ ൅
ଵ
஼൰ ݅ଵሺݐሻ ൌ 0       (4) 
 
Initially, the voltage across C is equal to the primary rail voltage V, the voltage across the referred gate 
capacitances is zero and the current in the HV wire loop is zero. Solving (4) for these initial conditions 
yields a sinusoidal solution for primary current: 
 
݅ଵሺݐሻ ൌ ܸට ஼.஼ᇱ೗೚೚೛஼.௅ᇱ೗೚೚೛ା஼ᇱ೗೚೚೛.௅ᇱ೗೚೚೛ sin ൬ට
஼ା஼ᇱ೗೚೚೛
஼.஼ᇱ೗೚೚೛.௅ᇱ೗೚೚೛ . ݐ൰     (5) 
 
An expression for the voltage across C, vc(t), may be derived from (5) by integration: 
 
ݒ௖ሺݐሻ ൌ െ ଵ஼ ׬ ݅ଵሺݐሻ. ݀ݐ   ;   ݒ௖ሺ0ሻ ൌ ܸ  
ݒ௖ሺݐሻ ൌ ܸ െ ௏.஼ᇱ೗೚೚೛஼ା஼ᇱ೗೚೚೛ ൬1 െ cos ൬ට
஼ା஼ᇱ೗೚೚೛
஼.஼ᇱ೗೚೚೛.௅ᇱ೗೚೚೛ . ݐ൰൰     (6) 
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This period ends at time T1, when the voltage across C, vc(t),  reduces to a value sufficient to cause D4 
to become forward biased, Vf4. At this time, the energy in C will have transferred completely to the 
loop inductance and the combined gate capacitance of the power MOSFETs, which will subsequently 
continue to resonate at a lower frequency determined solely by the gate capacitance and loop 
inductance. Solving (6) allows an expression for T1 to be found: 
 
ଵܶ ൌ ට஼ᇱ೗೚೚೛.஼.௅ᇱ೗೚೚೛஼ା஼ᇱ೗೚೚೛ ൬ߨ െ cos
ିଵ ൬஼௏ା஼௏೑రା஼ᇱ೗೚೚೛௏೑ర஼ᇱ೗೚೚೛௏ ൰൰     (7) 
 
The current in the HV wire loop at the end of step 1, Iloop, can be obtained by substituting (7) into (5), 
and scaling by the turns ratio of transformer T1. Similarly the voltage across the gate capacitances at 
the end of step 1, Vgate1, can be found by substituting (7) into (6). 
Step 2: Energy transferred from loop inductance to gate capacitances 
During the second resonant interval, the current in the HV wire loop reduces to zero. Simultaneously 
the power MOSFET gate voltages reach a maximum value, and are prevented from decaying by the 
diode D1. This completes the resonant energy transfer process. An equivalent circuit model for step 2 
is shown in Fig. 4. As the final gate voltage is of interest, this equivalent circuit is referred to the 
secondary of T2.  
 
 
Fig. 4: Equivalent circuit for step 2 at turn-on, referred to the secondary of T2; 1 of N stages shown 
 
The inductance L″loop represents the portion of loop inductance referred to each secondary circuit, and 
may be found using the turns ratio of transformer T2: 
 
ܮԢԢ௟௢௢௣ ൌ ௡మ
మ௅೗೚೚೛
ே           (8) 
 
Solving the circuit in Fig. 4 and re-defining t=0 at the start of step 2 yields (9) and (10), which are 
second-order expressions describing gate current and voltage respectively. The initial conditions may 
be determined from the end of Step 1, i.e. solving (5) and (6) for t=T1 and scaling by the turns ratio. 
 
݅ଶሺݐሻ ൌ ூ೗೚೚೛௡మ cos ൬
௧
ඥ௅ᇱᇱ೗೚೚೛஼೒൰ െ ௚ܸ௔௧௘ଵට
஼೒
௅ᇱᇱ೗೚೚೛ sin ൬
௧
ඥ௅ᇱᇱ೗೚೚೛஼೒൰    (9) 
 
ݒ௚ሺݐሻ ൌ ூ೗೚೚೛௡మ ට
௅ᇱᇱ೗೚೚೛
஼೒ sin ൬
௧
ඥ௅ᇱᇱ೗೚೚೛஼೒൰ ൅ ௚ܸ௔௧௘ଵ cos ൬
௧
ඥ௅ᇱᇱ೗೚೚೛஼೒൰    (10) 
 
The duration of step 2, T2, is found by solving (9) for i2(t)=0: 
 
ଶܶ ൌ ටܥ௚ܮԢԢ௟௢௢௣ tanିଵ ൬ ூ೗೚೚೛௏೒ೌ೟೐భ௡మ ට
௅ᇱᇱ೗೚೚೛
஼೒ ൰       (11) 
 
Summing equations (7) and (11) allows the gate voltage rise-time, Ton, to be estimated: 
 
௢ܶ௡ ൌ ଵܶ ൅ ଶܶ          (12) 
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During the turn-off interval, the parasitic loop inductance resonates with the primary capacitor, C, and 
the effective referred gate capacitances of Q2. Similar to the turn-on cycle, this may be analysed in 
two stages depending on whether D3 is forward biased, using second-order differential equations. The 
frequency of oscillation is usually higher in comparison to the turn-on transient as the gate capacitance 
of Q2 is typically lower than the gate capacitance of Q1. 
 
Detailed analysis of the turn-off cycle is not necessary in determining gate drive behavior, as the 
power MOSFET gate voltage is actively clamped by Q2 for the duration of the turn-off resonance. For 
this reason the turn-off transition has no influence on component selection, other than the requirement 
to provide enough auxiliary turns, n3, to successfully drive the gate of Q2. Resistor R is chosen to 
prolong the conduction of Q2 until after the inverter dead-time has elapsed, thus preventing dV/dt 
induced turn-on as voltage is re-applied. This arrangement is suitable for inverter applications with a 
short period of under-lap. 
Design Procedure 
Circuit layout considerations and loop inductance 
It is generally desirable to minimize the physical size of the gate driver circuit and the parasitic 
inductance Lloop, whilst maintaining the required clearance distances to support the high off-state 
voltages present within the circuit. This implies minimization of the number of turns required in the 
transformer windings. Conveniently the series arrangement of power MOSFETs lends itself to a linear 
layout where the potential gradient in the off-state is evenly distributed along the length of a circuit 
board. This enables a relatively compact circuit layout and low loop inductance to be achieved. 
 
The suggested design process starts by selecting suitable power MOSFETs, typically chosen to 
achieve the lowest overall cost for the required voltage rating. Cooling of the power MOSFETs can be 
challenging, as conventional earthed metal heatsinks often cannot be used whilst maintaining the 
required isolation strength. This situation is typically resolved by choosing MOSFETs with a lower 
on-state resistance than would otherwise be required for a given inverter current rating, and by potting 
the circuit in an insulating compound of high thermal conductivity such as epoxy resin. Potting also 
helps to minimize partial discharge and exclude moisture. 
 
The size of the transformers should be considered carefully at the outset. The toroidal ferrite cores 
must be capable of accommodating a single turn of HV wire insulated to greater than the maximum 
rail voltage, in addition to several turns of thin enamelled wire for the other windings. This 
necessitates the use of a much larger toroid than would otherwise be required to transmit the gate 
energy, and the core flux density is therefore typically very low. Though this results in a higher 
component cost, the lower peak flux density improves gate driver efficiency for a given core material. 
 
Once suitable MOSFETs and transformer cores have been chosen, a circuit board layout can be 
designed. Care should be taken to ensure the breakdown strength of the insulation medium is not 
exceeded at any location. Loop inductance may be estimated by approximating the HV wire as a 
rectangular single-turn coil, of length a, and width b metres. Formulae exist for approximating the 
self-inductance of this structure [11]. A typical inductance for the HV wire loop is between 100nH and 
500nH, based on a typical loop area of between 5cm2 and 25cm2 for a 5kV inverter.  
Primary capacitor selection 
At turn-on, the energy in the primary capacitor C is delivered to the combined gate 
capacitances of the power MOSFETs. C must therefore be sized such that it is capable of 
storing greater than the total gate energy when charged to the primary voltage V, to account 
for circuit losses. 
࡯ ൐ ࡺ࡯ࢍࢂࢍࢇ࢚ࢋ
૛
ࢂ૛           (13) 
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The penalty for using a larger value of primary capacitor is increased loss at turn-off, as the 
primary capacitor re-charges. With the minimum value calculated from (13) as a starting 
point, C may be increased experimentally until the desired gate voltage is achieved on the 
power MOSFETs.   
Designing the transformer T2 
The number of secondary windings on T2 is selected to achieve a trade-off between the gate 
voltage rise-time and the circuit efficiency, by changing the resonant frequency of the circuit.  
For low values of n2, the peak current in the primary and secondary circuits is increased and 
the gate voltage rise-time is reduced. The final gate voltage is determined only by the total 
stored energy, and is therefore largely independent of the overall transformer turns ratio. 
Choosing the number of transformer windings is an iterative process. As a suggested starting 
point the target rise-time for the gate voltage, Trise, may be specified. Assuming a similar 
resonant frequency during the first and second turn-on stages, the target rise-time may be 
equated with half the resonant period of the second time interval given by (10), i.e.: 
ࢀ࢘࢏࢙ࢋ ൌ ࣊ටࡸԢԢ࢒࢕࢕࢖࡯ࢍ         (14) 
Substituting (8) into (14) and re-arranging yields a first estimate for n2: 
࢔૛ ൌ ࢀ࢘࢏࢙ࢋ࣊ ට
ࡺ
ࡸ࢒࢕࢕࢖࡯ࢍ         (15) 
Following testing, n2 may be adjusted to vary the gate drive current in the inverter leg. This 
may be useful for meeting EMC requirements or improving efficiency.  Dynamic voltage 
sharing requires that all gate drive transformers T2 have an equal number of secondary turns. 
If the turn-off transformer Q2 requires an on-state voltage Vq2, the number of auxiliary 
windings, n3, is chosen such that: 
࢔૜ ൒ ࡺ࢔૚ࢂࢗ૛ࢂ           (16) 
Designing the transformer T1 
The number of primary windings, n1, determines the ratio of the primary capacitance C and 
the referred lumped gate capacitance C′loop (Fig. 3).  It is desirable that C′loop should be 
minimised, as this results in a lower peak current in the HV wire loop and closer matching 
between the resonant frequency of the two stages. However, C should not exceed C′loop, to 
ensure that C may fully discharge during the first resonant stage. Applying this constraint 
leads to the inequality: 
࢔૚ ൑ ට࢔૛
૛࡯ࢍ
ࡺ࡯           (17) 
Experimentation suggests that the number of primary turns is not critical, and rounding down 
the result of (17) to the nearest whole number has been found to produce acceptable results. 
Selecting semiconductor components 
Lastly, the small power semiconductor devices may be selected. This choice is informed by the peak 
voltages and currents in the primary and secondary circuits, which may be inferred by analytical 
modelling of the turn-on transient.  
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Fig. 11: Inferred MOSFET drain
Conclusion 
A novel resonant gate driver circ
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